'Near zero-cost memory expansion through recycling': Meta will reuse terabytes worth of DDR4 memory using CXL tech and avoid paying the RAM tax
THE SO WHAT
Reusing retired DDR4 via CXL to expand memory at near zero cost is a reminder that AI infra economics are now fought at the component and interconnect layer, not just GPUs. If you’re running large in-memory or AI workloads, push your vendors on CXL roadmaps and memory pooling—there’s real margin in sweating “obsolete” assets longer.
READ THE SOURCE
MORE FROM THE WIRE
Deep & Emerging TechGrid Woes Push UK Clean Power Goal Back Five Years, Report Shows
The UK missing its clean power target by five years due to grid capacity constraints is a reminder that electrons—not just chips—are the binding constraint on compute-heavy businesses. If you’re planning AI or data center expansion in Europe, grid connection risk now belongs in your core capacity planning, not as an afterthought.
Deep & Emerging TechIBM unveils new record-breaking chip with 100 billion transistors in less than 1 nanometer footprint — new NanoStack design is like "a 100-storey skyscraper" packed with highly efficient processing power
IBM’s 0.7 nm NanoStack with 100 billion transistors is another data point that vertical 3D architectures will extend Moore’s Law more than simple node shrinks. If you’re planning multi-year AI or HPC roadmaps, assume power density and cooling around 3D-stacked logic become as strategic as raw FLOPs.
Deep & Emerging TechJIJ Appoints Steven Gibson to Lead U.S. Expansion
Hybrid quantum–AI optimization is moving from lab curiosity to go-to-market motion—JIJ putting a President of Americas and a dedicated solution architect on the ground is a bet that U.S. enterprises will pay for combinatorial optimization before full-scale quantum arrives. If you run complex logistics, pricing, or scheduling, it’s time to at least map where quantum-inspired solvers could plug into existing AI workflows.
Deep & Emerging TechNIST Taps SRI to Establish The Quantum Manufacturing Engineering Center (QMEC)
A dedicated Quantum Manufacturing Engineering Center at SRI backed by NIST is a shift from ‘more qubits’ to ‘how do we build these at scale’—manufacturing, packaging, and reliability become the new bottlenecks. Hardware and materials teams should read this as a green light to pursue quantum-adjacent process IP and partnerships, not just algorithm work.